|
Aug 17, 2024
|
|
|
|
CMPE 140 - Computer Architecture and Design 3 units Pipelining and timing issues in CPU data-paths. Principles of RISC-type CPU instruction set and architecture. Structural, data and control hazards in a RISC processor, forwarding loops, branch mechanisms. Memory architectures in CPUs such as register files and caches.
Misc/Lab: Lecture 2 hours/lab 3 hours.
Prerequisite(s): CMPE 125 (with grade of “C-” or better), Computer Engineering or Software Engineering Majors Only. Grading: Letter Graded
Class Schedule | Syllabus Information | University Bookstore
Add to Favorites (opens a new window)
|
|