|
Nov 27, 2024
|
|
|
|
CMPE 125 - Digital Design II 3 unit(s) Digital system building blocks, data path and control units, system-level RTL design, Verilog HDL for design and verification, contemporary design flow and methodology, lab experiments using industry standard CAD tools and field programmable gate array (FPGA) devices.
Misc/Lab: Lecture 2 hours/lab 3 hours.
Prerequisite(s): CMPE 124 (with grade of “C-” or better). Computer Engineering or Software Engineering Majors Only. Grading: Letter Graded
Class Schedule | Syllabus Information | University Bookstore
Add to Favorites (opens a new window)
|
|