EE 271 - Digital System Design and Synthesis

3 unit(s)
In depth study of concepts and practices in modern digital system design, such as high-speed arithmetic, cache memory design, advanced pipelining and processor design. Verilog or VHDL is used for simulation and synthesis.

Prerequisite(s): Graduate standing or instructor consent.
Grading: Letter Graded

Class Schedule | Syllabus Information | University Bookstore